Banner Image

All Services

Programming & Development

ASIC chip design and verifications

$10/hr Starting at $30

I have 7 years of experience in EDA chip design and verification.I am working with the languages verilog,system verilog and OVM ,UVM

About

$10/hr Ongoing

Download Resume

I have 7 years of experience in EDA chip design and verification.I am working with the languages verilog,system verilog and OVM ,UVM

Skills & Expertise

DesignEngineeringLinuxUnixVerilogWindows 8

0 Reviews

This Freelancer has not received any feedback.