- Responsible for the the physical design from RTL to GDSII, hardening the high speed digital blocks such as DDR PHY, Serializer. - Working closely with RTL designer to develop the SDC and related requirements - Handle physical design verification, timing closer and tape-out - Manage schedule and resource of the project.