I am an ASIC designer specially digital logic by verilog. I had worked world Top ranked semi company 10 years. Major field is IP design for interface and Testchip for verification of IP. I worked from RTL to GDS. Normally use the TOOL : DC, PT, ICC I also design FPGA design. I have several EV board Altera and Xilinx