Banner Image

All Services

Engineering & Architecture

ASIC/FPGA Design and Verification Engine

$8/hr Starting at $25

5 years of industry experience in SOC Verification. Self motivated, quick learner with enthusiasm to learn and expand knowledge. Skills/Strengths: Languages : Verilog , System Verilog , C, C++. Scripting: Perl, Shell. Functional Verification Tools : VCS(Synopsys), CVER(open source). Waveforms : GTKwave , Design Vision (Synopsys), Verdi. Other: Exposure to IC Compiler, Design Compiler, BSD Compiler (DFT), MATLAB, H-Spice, R, Python, React Native, ImageMagicK & PerlmagicK.

About

$8/hr Ongoing

Download Resume

5 years of industry experience in SOC Verification. Self motivated, quick learner with enthusiasm to learn and expand knowledge. Skills/Strengths: Languages : Verilog , System Verilog , C, C++. Scripting: Perl, Shell. Functional Verification Tools : VCS(Synopsys), CVER(open source). Waveforms : GTKwave , Design Vision (Synopsys), Verdi. Other: Exposure to IC Compiler, Design Compiler, BSD Compiler (DFT), MATLAB, H-Spice, R, Python, React Native, ImageMagicK & PerlmagicK.

Skills & Expertise

ASICC++CompilerDesignFPGALeadershipMATLABOpen SourcePerlPythonVerilogWriting

0 Reviews

This Freelancer has not received any feedback.