hold Master of Technology in VLSI Design from Malaviya National Institute of Technology Jaipur. My most recent experience is with VLSI Design working on Frond end and back-end. TECHNICAL SKILLS ? Languages: Basics of C, VHDL, Verilog, Perl. ? Operating System: Microsoft Windows 7, Red Hat Linux. ? Synopsys Tools: Design analyzer, Design compiler, HSPICE, Cosmoscope. ? Mentor Graphics: ? IC Nanometer Design - HEP 1 (Design Architect IC, IC Station, Calibre DRC, Calibre xRC, Eldo SPICE simulator ? Design, Verification & Test - HEP 2 FPGA Advantage, HDL Designer, Modelsim SE, Precision Synthesis, Leonardo Spectrum ASIC, ? Cadence : Virtuso(analog design), Encounter(ASIC Flow). ? Xillinx ISE: For FPGA Synthesis.