I have experience at college level as well as industries with respect to VHDL/Verilog code developement, simulation and synthesis. And for all the projects that I have been a part of LaTex has been used for documentation including mathematical parts.