3 years of experience in synthesis, verification, validation and testing using verilog, VHDl and perl. 2 years of experience in ASIC, RTL, FPGA and Xilinx. 1 year of experience working as a Hardware engineer where I have done schematic capture, PCB layout, Library Creation, Symbol, Footprint, Research and Development using Altium, Kicad and Cadence.