I am working in the VLSI design industry since last 10 years approximately. My experience focuses on: Both ASIC and FPGA flows. Digital Design (RTL), RTL Micro architecture, Lint checking, CDC analysis, Synthesis, and automation through perl/shell scripts. Hands on tools VCS, DC-Ultra, Simplify Xilix-ISE and Spyglass.