I am electronics and wireless communication engineer. An expert with more than 3 years experience on FPGA Design using Verilog HDL. My skills: C /C++, MatLab, Simulink (with System Generator), Verilog, Python. I have extensive experience with Mentor ModelSim, Xilinx ISE Design Suite, VIVADO Design Suite;