$20/hr · Starting at $25 Ongoing
Dedicated Resource
I'm working with Verilog and System Verilog about 1.5 years. I've knowledge of IP design and UVM methodology verification. I've knowledge of Matlab, python, C and C++.
Python Developers
Designers
C Programmers
C++ Developers