Lead Design Verification Engineer

$10/hr · Starting at $100 Ongoing

Dedicated Resource

Operating System: Windows10, Ubuntu, VNC server on Linux using vim/gvim editor HDL-HVL Languages: Verilog, basic VHDL, System Verilog, UVM Domain: ASIC/FPGA Design Flow, Digital Design and verification...